WHAT'IS CLAIMED IS

1	A method, using a physical layout system, for physically laying out
2	a microfluidic circuit comprising a plurality of microfluidic components, said method
3	comprising:
4	placing a first component of said plurality of microfluidic components,
5	wherein said plurality of microfluidic components comprise multilayered components;
6	placing a second component of said plurality of microfluidic components;
7	and
8	connecting said first component to said second component.
9	2. The method of claim 1 wherein a multilayered component includes
10	a control channel on a control layer and a fluid channel on a fluid layer.
11 11 12 13 13	3. The method of claim 1 wherein a multilayered component includes
] 12	an active component.
9 13	4. The method of claim 1 wherein a multilayered component includes
¹ 14	depth information.
] n 15	
	5. The method of claim 1 wherein said plurality of microfluidic
16	components comprises structures having elastomeric material.
] ≟ 17	6. The method of claim 1 wherein said connecting includes a design
18	rule check.
19	7. The method of claim 1 wherein said connecting uses a passive
20	component comprising a channel on a single layer.
21	8. A method, using a computer system, for physically laying out a
22	microfluidic circuit comprising a plurality of microfluidic components, said method
23	comprising:
24	selecting a template;
25	placing a first component of said plurality of microfluidic components on
26	said template, wherein said plurality of microfluidic components each have an associated
27	property;

	1	p	lacing	g a second component of said plurality of microfluidic components			
	2	on said template; and					
	3	Co	onnec	ting said first component to said second component.			
	4	9.	•	The method of claim 8 wherein said associated property has at least			
	5	one of physical scaling, physical property, layer assignment, and functional definition.					
	6	10	0.	The method of claim 9 wherein said physical property includes a			
	7	physical dimension having depth information.					
	8	· 1	1.	The method of claim 9 wherein said physical property includes an			
	9	element attribute	€.				
	10	1:	2.	The method of claim 8 wherein said first component comprises an			
Q	1:1	elastomeric structure.					
O	12	1:	3.	The method of claim 8 wherein said elastomeric structure is formed			
0	13	by bonding toget	ther a	plurality of layers of elastomer.			
Ç	14	1-	4.	The method of claim 8 wherein said elastomeric structure is formed			
	15	in part by depositing a photoresist layer on top of an elastomeric layer.					
J	16	1:	5.	The method of claim 8 wherein each component of said plurality of			
	17	components incl	udes	a representative symbol.			
-7 T-17,	18	10	6.	The method of claim 8 wherein said first component comprises a			
	19	control channel which moves an associated rigid silicon material, and a fluid channel					
	20	formed from an elastomeric material.					
	21	1	7.	The method of claim 8 wherein said first component functions as a			
	22	NAND gate.					
	23	1	8.	The method of claim 8 wherein said plurality of microfluidic			
	24	components incl	ude c	hannels, pumps, valves, chambers, cell sorters, DNA fingerprint			
	25	macros, multiple	exers,	bridges, pressure oscillators, and layer interconnects.			
	26	1:	9.	The method of claim 8 wherein said plurality of microfluidic			
	27	components com	nprise	a structure made from a material selected from the group consisting			
	28	of a flexible mat	erial,	a rigid material, or a mixture of rigid and flexible materials.			

1	1 20. The method	of claim 8 wherein said rigid material is a silicon		
2	2 based material.			
3	3 21. The method	of claim 8 wherein said flexible material is an		
4	4 elastomer based material.			
5	5 22. The method	of claim 8 wherein said first component comprises a		
6	6 first control channel and a first flui	d channel, said second component comprises a second		
7	7 control channel and a second fluid	channel, and said connecting comprises connecting		
8	8 said first fluid channel to said seco	nd fluid channel.		
9	9 23. The method	of claim 22 wherein when said first component is on a		
10	0 first fluid layer and said second con	nponent is on a second fluid layer, said first fluid		
9 11	1 channel being connected to said se	cond fluid channel by a via.		
O 11 O 12 O 13 O 14	0.4 TH 41.1			
W 12	2 24. The method	of claim 22 wherein said first control channel is on a		
(0 13 (N	3 control layer and said first fluid cha	anner is on a fluid layer.		
	4 25. The method	of claim 24 wherein said control layer is separate from		
<u>15</u>	5 said fluid layer.			
15 T U 16	6 26. The method	of claim 22 wherein said first fluid channel is		
🗓 17	7 connected to said second fluid char	nnel by a third fluid channel and wherein when said		
18	8 first control channel is connected to	o a third control channel that crosses said third fluid		
19	9 channel, said third control channel	uses an interconnect bridge to cross said third fluid		
20	0 channel.			
21	27. The method	of claim 26 wherein said third fluid channel is reduced		
22	in width at and near where said this	rd control channel crosses said third fluid channel.		
23	28. The method	of claim 8 wherein said first component comprises a		
24	4 first control channel and a first flui	d channel, said second component comprises a second		
25	control channel and a second fluid	channel, and said connecting comprises connecting		
26	said first control channel to said se	said first control channel to said second control channel.		
27	7 29. The method	of claim 8 wherein said connecting comprises auto-		
28		or claim o whorem bare compenses auto-		

1	. 30.	The method of claim 8 wherein said connecting comprises routing.
2	31.	The method of claim 8 wherein said connecting comprises a design
3	rule check.	
. 4	32.	A microfluidic circuit physical layout method, using a computer,
5	comprising:	
6		ng a template comprising an I/O port;
7	•	s a microfluidic component on said template, wherein said
8	microfluidic compone	ent comprises a component control channel and a component fluid
9	channel; and	
10	connec	ting said component control channel to said I/O port.
] [] 11	33.	The method of claim 32 wherein said microfluidic component
12 12	includes an elastomer	
	merudes an erasiomer	ic structure.
10 12 13 14 14	34.	The method of claim 32 wherein said connecting includes using a
[] 및 14	control channel to cor	nect said component control channel to said I/O port.
æ		
15 M	35.	The method of claim 32 further comprising:
[U 16 ≒.i		g another microfluidic component on said template; and
1 7	connec	ting said component fluid channel of said microfluidic component
^{}≟} 18	to another component	fluid channel of said another microfluidic component.
19	36	A method for physical layout of a microfluidic system, said
20	microfluidic system c	omprising a plurality of microfluidic components, said method
21	comprising:	
22	placing	g a component of said plurality of microfluidic components on a first
23	layer of a plurality of	layers, said component comprising a first fluid channel and a first
24	control channel;	
25	placing	g a second fluid channel on a second layer of said plurality of layers;
26	and \	
27	connec	ting said first fluid channel to said second fluid channel using a via.
28	37.	A method for physical layout of a microfluidic system using a
29	computer aided design	n tool, said microfluidic system comprising a plurality of
30	microfluidic compone	ents, said method comprising:

selecting a template, comprising a plurality of layers;

1

1

2

45.

plurality of microfluidic components are placed interactively.

The method of claim 37 wherein symbols of components of said

1	46. The method of claim 37 wherein symbols of components of said
2	plurality of microfluidic components are placed manually subject to predetermined design
3	rule checks.
	The mostled of plains 46 who are in said and determined design rule
1	47. The method of claim 46 wherein said predetermined design rule
2	checks include one or more of the checks on I/O placement, channel size mismatch,
3	dangling channels, overlapping components and channels, and channel spacing.
1	48. The method of claim 37 wherein the components are placed based
2	on mechanical properties.
1	49. The method of claim 37 wherein said first symbol is connected to
2	said second symbol automatically using an auto-routing routine.
2	said second symbol automatically using an auto-routing routine.
1	50. The method of claim 37 wherein said first symbol is routed to said
2	second symbol interactively.
1	51. The method of claim 37 wherein said first symbol is connected to
2	said second symbol manually using a computer display.
1	52. A method for validating a physical layout of a microfluidic circuit
2	design comprising a plurality of microfluidic components, said method comprising:
3	providing said plurality of microfluidic components on a template to form
4	said physical layout of said microfluidic circuit design;
5	extracting a netlist information from said physical layout; and
6	physically simulating said physical layout by using a dynamic simulation
7	model for each component of said plurality of microfluidic components on said template
8	and said netlist information.
1	53. The method of claim 52 wherein physically simulating said
2	physical layout uses a commercially available computer software with the capability to
3	perform laminar computational fluidic dynamic and coupled physics simulations.
-	portorni ruminum computuminum ranaro uyrumino uma couprea prijotes cimulumone.
1	54. The method of claim 52 wherein physically simulating said
2	physical layout comprises at least one of analyzing dynamic volumetric flow rates in the

	3	components, analyzing component volumes, and analyzing volumetric capacitances of				
	4	interconnecting and routing channels in the physical layout.				
	1	55. The method of claim 52 wherein physically simulating said				
	2	physical layout comprises simulating actuation of dynamic fluid flow in the components				
	3	using control signals generated by a Boolean based language.				
	1	56. The method of claim 52 further comprising modifying the physical				
	2	layout based on results of the physical simulation.				
	1	57. The method of claim 52 further comprising modifying the design				
	2	based on results of the physical simulation.				
٠-٦	1	58. The method of claim 52 further comprising writing the physical				
Ō	2	layout to a layout file to be used for manufacturing.				
i zataten	1	59. The method of claim 58 wherein said layout file is in a format				
0	2	selected from the group consisting of Gerber, Postscript, EPS, DXF, GDS II, and HPGL				
- 4	3	(Hewlett-Packard Graphics Language).				
Fully complete	1	60. A method for device implementation of a microfluidic circuit				
JI U	2	comprising a plurality of microfluidic components, said method comprising:				
4	3	providing said plurality of microfluidic components on a template to form				
:≠ :≓	4	a physical layout of said microfluidic circuit design;				
	5	writing said physical layout to a layout file to be used for manufacturing;				
	6	selecting a pattern for a die to be repetitively laid out on a wafer, said die				
	7	comprising said physical layout; and				
	8	automatically <u>laying-out-said-pattern on said wafer</u> by using said layout				
	9	file.				
	1	61. The method of claim 60 wherein said layout file is in a format				
	2	selected from the group consisting of Gerber, Postscript, EPS, DXF, GDS II, and HPGL				
	3	(Hewlett-Packard Graphics Language).				
	1	62. A microfluidic circuit design method comprising:				
	2	developing synthesizable computer code for a design;				

3	generating a microfluidic circuit schematic, comprising a plurality of		
4	symbols for microfluidic components, using said synthesizable computer code;		
5	functionally simulating said microfluidic circuit schematic;		
6	placing and routing on a template said microfluidic components to form a		
7	physical layout;		
8	physically simulating said physical layout using dynamic simulation		
9	models of said microfluidic components; and		
10	writing to a layout file said physical layout.		
1	The microfluidic circuit design method of claim 62 further		
2	comprising laying out a die comprising said design on a wafer by using a mask of said		
3	layout file,.		
1	64. The method of claim 62 wherein the microfluidic components are		
2	selected from the group consisting of channels, pumps, valves, chambers, oscillators, and		
3	layer interconnects.		
1	65. The method of claim 62 wherein the microfluidic components are		
2	selected from normalized, custom, pre-defined, and user-defined components.		
1	66. The method of claim 62 wherein the microfluidic components are		
2	routed according to preset design rules.		
1	67. The method of claim 62 wherein the microfluidic components are		
2	assigned physical properties.		
1	68. The method of claim 62 wherein the microfluidic components are		
2	active fluidic components.		
1	69. The method of claim 62 wherein the microfluidic components have		
2	associated VHDL-AMS or Verilog-AMS models.		
1	70. A microfluidic circuit design system comprising:		
2	a synthesis module for synthesizing software of a design into a schematic		
3	having a plurality of connected symbols of microfluidic components;		
4	a design capture module for displaying said schematic;		

	5	a functional analysis module for functionally simulating selected
	6	microfluidic components of the schematic;
	7	a physical implementation module for placing and routing said
	8	microfluidic components into a physical layout according to said design; and
	9	a physical analysis module for physically simulating the components in the
	10	physical layout.
	1	71. The system of claim 70 wherein the modules comprise instructions
	2	stored in a computer-readable medium.
	_	
	1	72 A system for physically laying out a microfluidic circuit having a
	2	plurality of microfluidic components, comprising:
~ <u>1</u>	3	a library module comprising information associated with said plurality of
Ī	4	microfluidic components;
Q M	5	a design rule checking module having a plurality of layout rules; and
	6	a physical layout module for placing and routing said plurality of
	7	microfluidic components on a template using said information and said plurality of layout
J	8	rules.
1- 1-1 de de de la constante d	1	73. The system of claim 72 wherein said physical layout module
	2	includes an auto-routing module for connecting said plurality of microfluidic components
4	3	automatically.
=	3	automatically.
	1	74. The system of claim 72 wherein said design rule checking module
	2	is configured to perform at least one of the checks on I/O placement, channel size
	3	mismatch, dangling channels, overlapping components and channels, and channel
	4	spacing.
	1	75. The method of claim 72 wherein said plurality of microfluidic
	2	components include channels, pumps, valves, chambers, and layer interconnects.
	1	76. A computer program product stored in a computer readable
	2	medium for physically laying-out a microfluidic circuit comprising a plurality of
	3	microfluidic components, said computer program product comprising:
	4	code for selecting a template;

)	code for placing a first component of said plurality of microfluidic
6	components on said template, wherein said plurality of microfluidic components
7	comprise multilayered components;
8	code for placing a second component of said plurality of microfluidic
9	components on said template; and
10	code for connecting said first component to said second component.
1	77. The computer program product of claim 76 wherein a microfluidic
2	component of said microfluidic components comprises a data structure having channel
3	depth information.
1	78. A system for analyzing a microfluidic circuit having a plurality of
2	microfluidic components, comprising:
3	a physical layout comprising said plurality of microfluidic components,
4	after placement and routing on a template;
5	a model library comprising dynamic simulation models for said plurality
6	of microfluidic components; and
7	a dynamic microfluidic simulator for simulating said physical layout using
8	said dynamic simulation models.
1	79. A computer program product stored in a computer readable
2	medium for validating a physical layout of a microfluidic circuit design comprising a
3	plurality of microfluidic components, said computer program product comprising:
4	code for providing said plurality of microfluidic components on a template
5	to form said physical layout of said microfluidic circuit design;
6	code for extracting a netlist information from said physical layout; and
7	using a dynamic simulation model for each component of said plurality of
8	microfluidic components on said template and said netlist information, code for
9	physically simulating said physical layout.
7	physically simulating said physical layout.
1	80. A computer program product stored in a computer readable medium for device implementation of a microfluidic circuit comprising a plurality of
2	medium for device implementation of a microfluidic circuit comprising a plurality of
3	microfluidic components, said computer program product comprising:
4	code for providing said plurality of microfluidic components on a template
5	to form a physical layout of said microfluidic circuit design;

6	code for writing said physical layout to a layout file to be used for
7	manufacturing;
8	code for selecting a pattern for a die to be repetitively laid out on a wafer,
9	said die comprising said physical layout; and
10	code for automatically laying out said pattern on said wafer by using said
11	layout file.